About VeriLogger

SynaptiCAD created VeriLogger to speed up the process of testing and debugging digital systems.  VeriLogger combines traditional Verilog simulation techniques with advanced debugging ideas taken from mainstreaming programming languages and a unique graphical methodology for creating test stimulus. The result is an extremely flexible environment for testing how a digital system reacts under differing conditions and quickly getting to the heart of design problems.

Leave a Reply