<?xml version="1.0" encoding="UTF-8"?>
<?xml-stylesheet type="text/xsl" href="https://www.verilogger.com/wp-sitemap.xsl" ?>
<urlset xmlns="http://www.sitemaps.org/schemas/sitemap/0.9"><url><loc>https://www.verilogger.com/hello-world/</loc><lastmod>2009-08-05T11:07:37-04:00</lastmod></url><url><loc>https://www.verilogger.com/verilogger-process-communication-and-firewalls/</loc><lastmod>2009-08-05T11:06:59-04:00</lastmod></url><url><loc>https://www.verilogger.com/verilog-books-and-verilogger/</loc><lastmod>2009-08-05T10:57:08-04:00</lastmod></url><url><loc>https://www.verilogger.com/faster-simulations-under-gui/</loc><lastmod>2008-09-03T15:08:17-04:00</lastmod></url><url><loc>https://www.verilogger.com/bughunter-preparses-before-simulator-builds/</loc><lastmod>2008-12-02T15:57:56-04:00</lastmod></url><url><loc>https://www.verilogger.com/protecting-your-verilog-ip-via-encryption/</loc><lastmod>2012-12-06T17:35:22-04:00</lastmod></url><url><loc>https://www.verilogger.com/improved-coexistence-with-firewalls/</loc><lastmod>2009-08-05T10:43:51-04:00</lastmod></url><url><loc>https://www.verilogger.com/veriloggercom-is-back-up-and-accessible-again/</loc><lastmod>2009-08-05T10:42:08-04:00</lastmod></url><url><loc>https://www.verilogger.com/64-bit-verilog-simulation-on-linux-and-windows/</loc><lastmod>2010-02-13T11:40:45-04:00</lastmod></url><url><loc>https://www.verilogger.com/64-bit-verilog-simulator-on-windows/</loc><lastmod>2010-07-02T16:10:24-04:00</lastmod></url><url><loc>https://www.verilogger.com/detecting-races-with-verilogger/</loc><lastmod>2012-12-06T17:35:55-04:00</lastmod></url><url><loc>https://www.verilogger.com/systemc-simulations/</loc><lastmod>2011-03-21T15:09:44-04:00</lastmod></url><url><loc>https://www.verilogger.com/debugging-verilog-parameter-errors/</loc><lastmod>2011-04-08T10:42:59-04:00</lastmod></url><url><loc>https://www.verilogger.com/using-symbolic-libraries-to-speed-up-verilog-compilation/</loc><lastmod>2012-12-06T17:36:11-04:00</lastmod></url><url><loc>https://www.verilogger.com/detecting-infinite-loops-in-verilog-processes/</loc><lastmod>2012-11-26T17:22:56-04:00</lastmod></url><url><loc>https://www.verilogger.com/verilog-examples-from-books-included-with-verilogger/</loc><lastmod>2012-12-06T11:34:16-04:00</lastmod></url><url><loc>https://www.verilogger.com/quick-verilog-tutorial/</loc><lastmod>2012-12-06T17:35:02-04:00</lastmod></url></urlset>
